Latest

The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival

The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival

Source: https://semiwiki.com/artificial-intelligence/375867-the-725-million-chip-development-why-execution-risk-not-ip-cost-now-dictates-advanced-node-survival/ The philosophy of relying on a single, unified IP stack to lower your total cost of ownership is not a new concept invented just for the AI era. Semiconductor engineering teams have been weighing the trade-offs of piecemeal versus integrated intellectual property sourcing for

By Jeongwoo Heo
Generating Chip Subsystems Automatically: A New Answer to Manage Chip Design Complexity

Generating Chip Subsystems Automatically: A New Answer to Manage Chip Design Complexity

Source: https://semiwiki.com/eda/defacto-technologies/375844-generating-chip-subsystems-automatically-a-new-answer-to-manage-chip-design-complexity/ By Defacto Staff Today’s chips are no longer just processors, they are entire systems. A System-on-Chip (SoC) brings together CPU clusters, accelerators, memories, interconnects and dozens of peripherals, often coming from many different teams and vendors. With AI, high-performance computing and IoT

By Jeongwoo Heo
Reimagining 3D IC Design: From Architecture to Signoff

Reimagining 3D IC Design: From Architecture to Signoff

Source: https://semiwiki.com/eda/siemens-eda/375653-reimagining-3d-ic-design-from-architecture-to-signoff/ By Keith Felton, Andras Vass-Varnai and Todd Burkholder, Siemens EDA The semiconductor industry is undergoing a fundamental transformation. Heterogeneous integration, the practice of combining multiple chiplets and specialized components into a single advanced packaging platform, has emerged as a powerful alternative to traditional

By Jeongwoo Heo
GSA Honors Sanjay Mehrotra as Memory Takes Center Stage in Computing

GSA Honors Sanjay Mehrotra as Memory Takes Center Stage in Computing

Source: https://semiwiki.com/events/375599-gsa-honors-sanjay-mehrotra-as-memory-takes-center-stage-in-computing/ The Global Semiconductor Alliance will present Micron Technology Chairman and CEO Sanjay Mehrotra with its 2026 Dr. Morris Chang Exemplary Leadership Award, recognizing a career that connects foundational flash memory innovation with the demands of modern computing. The presentation is scheduled for GSA’s

By Jeongwoo Heo
NIST Sets a Clearer Course for the Post-Quantum Security Transition

NIST Sets a Clearer Course for the Post-Quantum Security Transition

Source: https://semiwiki.com/security/pqshield/375585-nist-sets-a-clearer-course-for-the-post-quantum-security-transition/ NIST’s report, Transition to Post-Quantum Cryptography Standards, gives government agencies and technology suppliers a clearer framework for replacing cryptography vulnerable to future quantum computers. Its significance extends beyond selecting algorithms: it connects security priorities, application requirements and migration deadlines, helping organizations turn

By Jeongwoo Heo
CTO Interview with Ed Plowman of Imagination Technologies

CTO Interview with Ed Plowman of Imagination Technologies

Source: https://semiwiki.com/ip/imagination-technologies/375737-cto-interview-with-ed-plowman-of-imagination-technologies/ Ed Plowman is Chief Technology Officer at Imagination Technologies, where he leads technology strategy, advanced architecture research and long-term innovation initiatives. He focuses on the convergence of graphics, compute and artificial intelligence, helping shape the next generation of efficient and adaptable computing platforms

By Jeongwoo Heo
Ceva’s next NeuPro generation opens new possibilities across AI

Ceva’s next NeuPro generation opens new possibilities across AI

Source: https://semiwiki.com/ip/ceva/375670-cevas-next-neupro-generation-opens-new-possibilities-across-ai/ Ceva is broadening the possibilities for AI silicon with a new generation of its NeuPro neural processing unit portfolio, bringing a common architecture and unified software environment to applications spanning sensors, intelligent devices and cloud infrastructure. 세바(Ceva)는 센서, 지능형 기기, 클라우드

By Jeongwoo Heo
Intel’s Tiny Bridges Could Lead to Very Big Paychecks

semiconductor

Intel’s Tiny Bridges Could Lead to Very Big Paychecks

Source: https://semiwiki.com/semiconductor-manufacturers/intel/375827-intels-tiny-bridges-could-lead-to-very-big-paychecks/ Intel’s next big opportunity could come from something that sounds spectacularly unglamorous: connecting tiny pieces of silicon. Advanced packaging rarely attracts the attention lavished on powerful processors or artificial intelligence models. Yet it increasingly determines how effectively those technologies perform. For Intel,

By Jeongwoo Heo
TSMC’s Patent and the Harsh Realities of 3D DRAM Competition

semiconductor

TSMC’s Patent and the Harsh Realities of 3D DRAM Competition

Source: https://semiwiki.com/semiconductor-manufacturers/375329-tsmcs-patent-and-the-harsh-realities-of-3d-dram-competition/ Discussions around TSMC’s vertical DRAM patents raise an intriguing question: could the world’s leading foundry eventually challenge established memory manufacturers? The curiosity is understandable. Patent disclosures involving vertical transistors and integrated capacitors show that TSMC is exploring architectures relevant to future memory

By Jeongwoo Heo